

A

09/20/99



Jc670 U.S. PTO

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
UTILITY PATENT APPLICATION TRANSMITTAL LETTER**

To: Assistant Commissioner for Patents
Box Patent Application
Washington D.C., 20231



Jc670 U.S. PTO

09/398707



Dear Assistant Commissioner:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is a Nonprovisional Utility Patent Application for a New Application entitled:

A DISCRETE MULTI-TONE (DMT) SYSTEM AND METHOD THAT COMMUNICATES A DATA PUMP DATA STREAM BETWEEN A GENERAL PURPOSE CPU AND A DSP VIA A BUFFERING SCHEME by:

Charles E. Polk, Jr. et al.

The filing fee is calculated as follows:

CLAIMS AS FILED AFTER AMENDING THE APPLICATION
AS SET FORTH IN THE PARAGRAPHS BELOW

FOR	NUMBER OF CLAIMS	NUMBER EXTRA	RATE	FEE
TOTAL CLAIMS	29 - 20 =	9	x \$18 =	\$ 162.00
INDEPENDENT CLAIMS	5 - 3 =	2	x \$78 =	156.00
MULTIPLE DEPENDENT CLAIMS			\$260	0.00
BASIC FEE				760.00
TOTAL FILING FEE				\$ 1078.00

Please charge Deposit Account No. 13-4773 for any fees required, or credit Deposit Account No. 13-4773 for any refunds. One copy of this page is enclosed for deposit account purposes.

Enclosed are:

☒ 4 sheets of drawings and 27 pages of specification.

☒ Newly executed Combined Declaration and Power of Attorney.

☐ Copy of declaration from prior United States Patent Application No. _____ filed on _____.

☒ A paper entitled "Authorization for Fees Under 37 C.F.R. §§1.16 and 1.17 and Petitions for Extensions of Time."

☒ A Recordation Form Cover Sheet and an Assignment of the invention.

☐ Preliminary amendment.

☐ Enter the unentered 37 C.F.R. §1.116 amendment filed in the prior application.

Information Disclosure Citation (Form PTO-1449) and copies of the cited references therein (other than pending U.S. patent applications) are enclosed.

☒ A Return Postcard specifically listing all enclosures.

☐ Incorporation by Reference (for Continuation/Division application). The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein. Because the present application is based on a prior U.S. patent application, please amend the specification by adding the following sentence before the first sentence of the specification:

"This is based on prior United States Patent Application No. , filed on , which is hereby incorporated by reference, and priority thereto for common subject matter is hereby claimed."

☐ Cancel claims _____ of the prior application before calculating the filing fee.

☐ Priority of patent application number _____ filed on _____ in _____ is hereby claimed under 35 U.S.C. §119.

A certified copy of the foreign patent application has previously been sent.

☐ Priority of U.S. Patent Application No. _____ filed on _____ is hereby claimed under 35 U.S.C. §119(e).

☐ Priority of U.S. Patent Application No. _____ filed on _____ is hereby claimed under 35 U.S.C. §120.

Attorney Docket No.: SC10900TS

_____ This Application is being filed by fewer than all the inventors named in the prior application. Amend the current Application by deleting the following inventors pursuant to 37 C.F.R. §1.53: _____.


_____ An assignment has been previously submitted and recorded.

_____ Other:

Please forward all correspondence to:

Harry A. Wolin
Austin Intellectual Property Law Section
7700 West Parmer Lane
MD: TX32/PL02
Austin, Texas 78729

9/17/99
Date



Keith E. Witek
Attorney for Applicants
Registration No. 37,475
Telephone No. (512) 996-6839
Facsimile No. (512) 996-6854

**A Discrete Multi-Tone (DMT) System and Method that Communicates a
Data Pump Data Stream Between a General Purpose CPU and a DSP via a
Buffering Scheme**

5

Field of the Invention

The present invention relates generally to DMT telecommunication systems, and more particularly to parsing the data pump processing of multi-tone (multi-carrier) systems between two different processing engines where
10 buffering of communicated data between the two different processing engines is utilized.

Background of the Invention

15 Most computer consumers are urging the industry to provide an increase in the rate of data communication (e.g., Internet, WANs, LANs, token ring, etc.) over conventional communication media (e.g., copper wire, cable, wireless, etc.). Yet, the personal computer (PC) market and the PC consumer will generally not accept an increase in performance at the expense of a severe
20 increase in system cost. Therefore, it is advantageous for the cost of newly designed data communication systems (e.g., ADSL modems, cable modems, wireless systems, V.90 modems and the like) to remain flat or even decrease over time while simultaneously accommodating improved performance.

25 Historically, the modem integrated circuit (IC) industry has responded to the desire for enhanced performance by designing and manufacturing much more complex digital signal processors (DSPs) that can provide more MIPS (millions of instructions per second) or use by modem algorithms. While these faster and more complex DSP ICs may significantly enhance performance,

many of these new DSP products are too expensive or too power-intensive to use within the sub-\$1000 PC market or within the growing number of low-cost, low-power, embedded or hand-held modem systems. In short, the market will not accept incrementally adding up to several hundred dollars in modem DSP hardware to a PC or hand-held device where such addition increases the overall cost of these devices by 20% or more. Furthermore, many older, low-cost, existing DSPs simply do not have the MIPS capability to perform all the requisite data pump functions needed in modern DMT modem systems. Therefore, it has been very difficult to offer the consumer increased data communication rates at reduced costs when using conventional modem architectures that execute all modem operations on a DSP engine.

Some systems have opted to entirely eliminate the DSP from the modem solution to reduce cost. These systems, referred to as "soft modems", are simply a collection of software functions or algorithms that are placed into the general purpose global memory of a PC and executed entirely on the host processor of the PC (e.g., PowerPC™ 604 or Pentium™ II). Many of these "soft modem" solutions are being provided to the market at a price that is cheaper than the base manufacturing costs of many modern DSPs. However, the soft modem solution consumes a significant portion of the MIPS of the host processor, whereby the host processor is generally too busy processing incoming data to quickly perform real-time tasks for the current computer user. Therefore, while the soft modem is a significant advance and very useful in some applications, it is not a viable solution for every consumer in all situations.

Therefore, a need exists in the industry for a system that provides adequate high-end performance (e.g., enough performance to more efficiently implement higher rate communication protocols like asymmetric digital subscriber line (ADSL), cable modem, and G.lite implementations), at a cost

that is attractive to consumers, in a flexible manner, without consuming user-noticeable amounts of host CPU processing power.

Brief Description of the Drawings

5

The features and advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying FIGURES where like numerals refer to like and corresponding parts and in which:

10

FIG. 1 illustrates, in a block diagram, a modem architecture that accommodates V.90 communication as well as one of either ADSL or G.lite communication by splitting data pump functionality between the host CPU and a competitively-priced DSP.

15

FIG. 2 illustrates, in a flowchart, the data pump receive data (RxD) operations that are performed by the DSP of FIG. 1.

FIG. 3 illustrates, in a data flow diagram, the data pump operations that are performed by the host CPU within a personal computer (PC) of FIG. 1.

20

FIG. 4 illustrates, in a block flow diagram, a method for managing symbol buffering between the host CPU and the DSP during symbol processing.

Detailed Description of a Preferred Embodiment

25

Generally, FIGs. 1-4 teach a system and method for splitting the data pump processing for a Discrete Multi-Tone (DMT) system or a like data communication modem between two processors. In FIGs. 1-4, the data pump processing is shared between a general purpose central processing unit (CPU)

of a personal computer (PC) or hand-held device (e.g., PowerPC™ 604, Pentium™ II, MC68332, or other host CPU) and a modem digital signal processor (DSP) (e.g., a 56303 Onyx DSP or like execution engine). By splitting the MIPS required to perform data pump operations between a host CPU and a
5 dedicated DSP, the DSP selected in the design need not have a complex design or a costly architecture in order to provide high performance. A DSP with lower MIPS capability may be utilized while still providing state-of-the-art advanced performance levels at a fraction of the cost of using the newer higher-performance DSP ICs. Further, a moderate to insignificant amount of
10 the total MIPS of the host CPU are consumed by this shared data pump processing so that the added tasks performed by the host CPU either do not affect PC performance or are negligible in most cases. In addition, the percentage of work load sharing between the DSP and the host processor may be set by a user via software or may be dynamically set by the host processor
15 as it's MIPS demands change so that the MIPS consumed in the host processor is adjustable to different computer environment demands. Since the host CPU is a cost that must be present within the PC, it's use to defray DSP MIPS by taking on portions of the data pump flow for modem operations will decrease the costs of the modem solution.

20 In addition, since the host CPU is generally performing the memory-intensive digital symbol rate processing and the DSP is generally performing the fast Fourier transform (FFT) processing and like computationally intensive tasks on the incoming bit stream, data packets or digital time domain data streams are passed between the host CPU and the DSP along some bus
25 architecture, such as peripheral component interconnect (PCI). Generally, G.lite, ATM, ADSL, or other protocols require that the communication of data between a receiver and a transmitter along the communication line be uninterrupted and continuous. Since the host's MIPS are also consumed by other processing, circumstances may arise where the host CPU cannot feed the

DSP symbol data at a fast enough rate to ensure that the DSP can continually process new data symbols along the analog communication line. In these circumstances, most systems would simply cease the transmission for a short period of time until more data is provided, and then retrain and reestablish the connection at a later time once more valid data symbols are ready for processing. Such a solution is not optimal in all applications. In some applications, if the DSP has no new symbols to transmit, the DSP herein retransmits the last valid ADSL or G.lite symbol it was given via the host CPU as a redundant symbol. If necessary, the DSP will transmit that last symbol N serial and incremental times as N redundant symbols, where N is an integer greater than 1, until one or more new symbols are provided from the host to the DSP. Once one or more new symbols are provided, the first N symbols provided from the host are discarded and the transmission continues in the symbol stream where it would have been had all that discarded data been timely provided to the DSP and transmitted over the communication line.

In a real time data communication, such as music or a video conference operations, the discarded symbols are simply lost and will generally not be requested for retransmission. If requested for retransmission by a higher level in the telecommunication protocol, such a transmission will be made, but likely not used by the receiving end. The result is that the video conference or real time music may experience a slight discontinuity or glitch. However, in many cases, a loss of a few milliseconds of data will not be noticed by a human user. Even losses of noticeable fractions of a second in a real time transmission is better than a total loss of the transmission capability altogether. In the case of non-real time data, such as the transmission of HTML web page content, a software download, or GIF pictures, the "lost" data symbols discarded by the DSP will be detected by higher levels of the protocol and such content will be resent to the receiver via prompts from a higher level of the protocols and properly reassembled with the data.

The dual processor data pump implementation and data buffering may be better understood with specific reference to FIGs. 1-4 herein below.

FIG. 1 illustrates a DMT and/or V.90 modem architecture 100 which uses two segmented processing units. A first processing unit is the general purpose CPU or host CPU 102 that resides within a personal computer (PC) system and is subject to a PC operating system such as Apple's MacOS 8 or Microsoft's Windows NT. The second CPU is a DSP 106 that is dedicated to performing modem communication processing. The DSP and the CPU are coupled to each other via a bus 104. The bus generally contains address lines, data lines, and one or more control lines to allow address, data, and/or program information to be communicated between the DSP 106 and the host CPU 102. The bus 104 may be a PC bus architecture such as a PCI bus. Common memory (e.g., DRAM, SRAM, nonvolatile, EEPROM, and the like) that is shared by the DSP and the host CPU is also coupled to the bus but not specifically shown in FIG. 1. In addition, the DSP, host CPU, bus interconnections, and memory may be embedded on a single integrated IC solution or a multi-chip module (MCM), or the DSP and host CPU may be formed as separately packaged devices.

Generally, data is communicated to and from the PC using one or more analog communication lines shown in FIG. 1. The analog communication line couples through an xDSL analog front end (AFE) 108 and is coupled in parallel through a line filter 112 and a V.90 AFE 110. When the PC is configured to send or receive ADSL, G.lite, or like information, the xDSL AFE 108 is used by the PC. When the PC is configured to send or receive V.90, K56FLEX, X2, V.34, or like data, the V.90 AFE 110 is used as an I/O channel. The line filter 112, which is generally an inductor or some other combinational LCR circuit, is present to prevent excessive noise from an ADSL transmission from affecting the V.90 circuitry.

The DSP 106 interfaces to the AFEs 108 and 110 via one or more AFE interfaces 136 and 144. The xDSL pump routines 134 of FIG. 1 perform all the serial bit stream digital processing on the incoming digital data stream provided by the AFE 108 in order to process time domain bit streams into packets or symbols of DSL digital information. The same is true for the V.90 pump 142, except that this pump 142 will be used to process V.90 digital data instead of DSL information. Generally, the pumps 134 and 142 provide one or more of AGC (Automatic Gain Control), timing and synchronization to the incoming data stream, equalization (EQ), QAM modulation/demodulation, FFT and/or IFFT processing, slicing operations related to quadrature amplitude modulation (QAM) coding, trellis coding/decoding, constellation encode/decode operations, signal to noise ratio (SNR) monitoring, formatting of bits for presentation to the host CPU, and/or like processing. The specifics of the xDSL pump operations 134 are discussed with respect to subsequent FIG. 2 herein.

After the step 122, the host xDSL pump 124 processes the ATM cells into digital ADSL symbols for subsequent processing and transmission via the DSP 106. Generally, the host xDSL pump 124 performs one or more data processing operations, such as ADSL frequency bin bit ordering or deordering, data interleaving or deinterleaving, forward error correction (FEC) Reed Solomon (RS) encoding or decoding, bit descrambling, cyclic redundancy check (CRC) processing, multiplexing, demultiplexing, and/or the like. The specific details of the pump 124 are discussed subsequently with respect to FIG. 3.

The buffers 126 may be used to buffer incoming symbols into the CPU 102 or outgoing symbols out from the CPU 102. Incoming symbols are buffered so that the processor 102 need not be immediately interrupted to handle incoming data if a higher priority time-consuming process is currently being acted upon by the host CPU 102. In addition, the buffer 126 may temporarily hold outgoing data symbols if the bus 104 is busy servicing another master, or if the DSP 106 is indicating that the buffers 132 are full and cannot accept any new symbols at the moment. The CPU 102 has input and output (I/O) access through the bus 104 via the bus interface 128.

FIG. 2 illustrates, in a flowchart, the operations performed by the xDSL pump 134 of FIG. 1. The input to the DSP 106 is a serial stream of digitized time domain data from the AFE circuitry 108 and 110 as shown via input 202 of FIG. 2. While an AFE circuit may be hardwired to perform TEQ operations, step 204 in FIG. 2 illustrates that the AFE TEQ operations may be shared with additional TEQ software processing in the DSP 106, or that the hardware TEQ processing by the AFE circuitry may be optionally replaced by full implementation of TEQ in the DSP via software. Additionally, the device may be configured so that software may dynamically switch the modem between an AFE TEQ implementation and a DSP TEQ implementation as the working environment requires. In addition, prefix information is removed by the DSP as illustrated in step 204.

After optional TEQ operations are performed by the DSP 106, the step 206 performs a discrete Fourier transform (DFT) or FFT on the time domain serial stream of digital data. The FFT accepts as input 256 digital samples of the received time domain ADSL analog symbol. The output of the FFT step 5 206 is 128 complex values representing the 128 different frequency bins of the received ADSL symbol. The timing update operation 208 is used to track the angle of a pilot tone in the serial stream of data to continue to maintain adequate alignment of the DSPs processing to the incoming symbols of data. Note that while the specifics given herein focus somewhat on G.lite specifics, 10 the teachings of FIGs. 1-4 may be used in any xDSL, G.dmt, G.lite, or like solution.

After FFT processing via step 206, a step 210 is used to FEQ process the 128 complex outputs of step 206. In step 210, the DSP 106 corrects each of the 128 or more frequency bins for phase and amplitude distortion that was 15 applied to the data while the data symbols were in transit across the communication line. After the adjustment in step 210, a step 212 is used to associate each of the complex values from the step 210 with a QAM point in a constellation. Each point on the constellation for each bin is associated with a different binary encoding so that each frequency bin in the symbol is converted 20 from complex values to binary information of 1 to 15 bits for each bin. For example, four different signal amplitudes and four different signal phases allow for the encoding of four bits of information since there are 16 different combination of phase and magnitude in this constellation. The function of the slicer 212 is to determine which point on the constellation is closest to the 25 referenced complex value. The signal to noise ratio (SNR) step 214 is used to update the FEQ step 210 so that correct slicing via step 212 continues for all symbols received over time.

It is the function of the bit formatter step 216 to assemble the bits of each bin into words for the Host as well as telling the Host how many bits are in

each bin. Once an entire symbol is received and assembled by the step 218, it is provided by the DSP 106 over the bus 104 to the host CPU 102 for symbol-wide processing (see FIG. 3). The operations performed by the DSP in the transmit direction are analogous to the operation of FIG. 2 only in reverse. When transmitting data, the DSP 106 will first reformat the words from the Host into ADSL frequency bins. The one or more bits assigned to each bin will be QAM encoded, and then inverse FFT converted into a serial stream of digital information that is communicated to the AFE circuitry.

FIG. 3 illustrates the operations performed by the host CPU 102 via the step 124 of FIG. 1. In FIG. 3, pump receive (Rx) data is provided to a data/sync demultiplexer (deMUX) 302. The pump Rx data is the ADSL symbol data received, processed, and byte assembled by the DSP as per FIG. 2. In ADSL, each 69th symbol is a synchronization symbol that is analyzed to realign the receiver's algorithms to the incoming data stream. If the receiver ever detects a loss of the signal per step 304, the step 304 asserts the loss of signal (LOS) flag. In certain events where the communication channel experiences severe changes or when the data being received is severely out of sync, the step 302 may request that the receiver be retrained to improve performance via a retrain request. If synchronization is obtained or maintained via every 69th symbol, the step 306 indicates this operational status by asserting the rdi control signal.

Once data is received and periodically synchronized by steps 302-306, the data frame or symbol is presented to a step 308. In full rate G.dmt ADSL, the logical order of the bits may be altered within the rank order of the frequency bins. In these cases, the step 308 is used to reorder the DSL frequency bins back into their correct logical sequence before further processing. In G.lite, as currently set forth in specifications, the DSL frequency bins or carriers are already in the correct order, so no bin reordering is necessary. Next, step 308 packs the bits from the DSL frequency bins in bytes.

For full rate G.dmt ADSL, the bytes are split up into fast and interleave bytes.
For G.lite, all the bytes are interleave bytes.

In full rate ADSL, the data may be provided in a fast manner or in an interleaved slower manner. In the fast path of steps 320-326, the data for one
5 symbol is not interleaved with data from other symbols so that data is present and available for processing by the host CPU 102 in one symbol's duration of processing time. In the slower interleaved path of steps 310-318, the data must be buffered until all of two or more interleaved symbols are received upon which the interleaved symbol data can then be reassembled into repsective
10 separate symbols (thus the presense of the buffers 312). Generally, severe noise events on a communciatoin channel occur in widely separated bursts where each burst is generally short in duration. By interleaving data from many different symbols, the commonly encountered short bursts of noise or interruptions on the line are spread across many symbols of data so that
15 forward error correction (FEC) or Reed Solomon processing may be used to correct the error if made across several symbols. Generally, one byte being lost in sixteen different symbols is easier to correct than sixteen bytes being lost in one symbol. In fact, an error spread among several symbols may be correctable whereas the concentration of that error into a single symbol may
20 render that symbol uncorrectable and therefore useless.

Therefore, if the fast path is used, the buffer 320 buffers the symbol for processing by the steps 322-326. An FEC Reed Solomon error code detection and correction step then performs error correction and detection on the symbol. If the symbol is received without errors, such is signaled via an fecc-f
25 signal. In step 324, the bits of the symbol are descrambled. The bits of an ADSL symbol are scrambled by a linear feedback shift register (LFSR) state machine algorithm so that DC drift and other adverse phenomenon in a communication line are more likely to be avoided. This scrambling of the data upon transmission is removed from the data symbol in the receiver by a reverse

LFSR operation in step 324. Finally, a CRC check is performed on the data to perform additional error detection on the data symbol. The success or failure of the CRC operation is reported via a signal febe-f. The demux and sync control step 328 is used to realign data from the fast path with data from the normal data path as necessary. Generally, the fast path is only present in a G.dmt system and is not present in the G.lite standard at this moment, therefore the method 328 may not be needed or implemented in G.lite systems.

Spread throughout various bits within data symbols are certain status or control bits. These bits or bit positions are tracked and accessed by state machines or counters so that an administrative overhead channel and an embedded operations channel may be used to provide data from a transmitter to a receiver. The steps 330-334 are used to detect, access, and historically track those bits within the stream of symbols via buffers 336-342. Various indicator bits 334 are used to communicate status and/or control information, such as the success or failure of FEC in a particular symbol and CRC check success or failure, between the transmitter and the receiver. These status or control bits allow the generation of quality of service (QOS) historical indicators and like diagnostic information (e.g., QOS counter 342 in FIG. 3).

Generally, the steps 344-372 are performing the receive operation of steps 302-328 in reverse in order to implement a transmitter portion of the CPU. The received information recorded via steps 336-342 is selectively inserted into the symbol stream via the MUX 344. The MUX 344 keeps track of ATM status and ATM indicator bits (see steps 120-122 of FIG. 1) via steps 346 and 348 of FIG. 3. Both a fast path 360-366 and normal data symbol path 350-358 are used in the transmit side of the host CPU 102 which are analogous to steps 310-326 executed in reverse. These paths perform the CRC generation, the bit scrambling via LFSR processing, the FEC RS error correction code generation, symbol data interleaving, buffering, and potentially other functions as were substantially discussed above for the receiver side of the host CPU 102.

The tone order MUX 368 performs the tone ordering that was discussed as being reversed via a step 308 at the received end. The data sync MUX 370 along with the sync symbol generator 372 periodically inserts the sync symbol every 69th symbol into the symbol stream. The data and the inserted sync symbol are sent out as the pump transmit (Tx) data in FIG. 3.

Note that there is a benefit for some or all of the routines of the ADSL stack driver 114 of FIG. 1 to be implemented on the DSP 106 and vice versa. For example, in today's highly integrated systems and/or parallel processing architectures, the host CPU may be operating in an environment where it has plenty of MIPS to devote to the processing of incoming V.90 or DMT data. In this same environment, the DSP 106 may be multi-processing and in dire need of additional bandwidth. Therefore, upon start-up or upon a configuration event, the redundant presence of one or all of the functions 130-136 in the CPU 102 and the redundant presence of the functions 118-128 in the DSP 106 is advantageous. A user can hardwire or software configure the host 102, via register bits or one or more computer instructions, to shift MIPS workload from the DSP to the host CPU and vice versa.

In addition, a system may be made wherein the CPU and/or the DSP dynamically monitor their MIPS requirements at all times and dynamically adjust their respective data pump processing workloads during a communication transaction. For example, an ADSL transmission may begin and transmit thousands or millions of cells using the configurations specifically set forth in FIGs. 2 and 3. It may then be determined via a workload measurement algorithm that is ongoing or periodic in function, that the host CPU 102 has additional requests that must be processed and are very time consuming where it would be advantageous to "off-load" some of the processing of the modem information from the host CPU to the DSP for at least some period of time. In this case, the CPU may dynamically assign the DSP to perform the steps 302-310 on the receive end and 366-372 on the transmit end

for a period of time. For more freeing of host CPU bandwidth, the CPU may send more functionality such as the steps 302-326 and the steps 350-372 downstream to the DSP 106 to free up more CPU bandwidth for other functions. Finally, the CPU may completely end its involvement in the modem computations by instructing the DSP to begin to perform all of the operation of FIG. 3 within FIG. 2.

Such shifting of MIPS responsibility from one processor to another may be due to one processor entering one or more low power modes of operation such as a sleep mode or a halt mode. In one embodiment, the shifting of the bandwidth from the CPU to the DSP may require the DSP to temporarily demand that the communication bandwidth be reduced for a short period of time until the host CPU can once again commit more MIPS to modem data receipt and transmission. Such a system may be formed by functionally integrating the existing functionality of a soft modem, a passive modem, an active modem, or other existing modem constructs together into a single modem where only one of the constructs is enabled at any one time via dynamic software control. A modem that can dynamically adjust MIPS consumption between two different processors is advantageous in today's multi-tasking and dynamically networked processing.

FIG. 4 illustrates in a time-sequential flow diagram, a methodology used by the CPU 102 and a DSP 106 for handling data stream buffering between each other. This buffering is generally performed via the buffers 126 and 132 shown in FIG. 1. FIG. 4 contains eight rows of information. Each of the eight rows is representative of a different symbol time period (T) during the operating of system of FIG. 1. For example, in FIG. 4, the first row of FIG. 4 represents the first ADSL symbol time period of 0 to T seconds. The second row is representative of a time period of T to 2T seconds. The other six rows of FIG. 4 continue sequentially on to represent incremental T second periods of time where it takes generally T seconds to communicate a single ADSL or

G.lite data symbol. In addition, FIG. 4 contains two columns. The left-hand column indicates what the host CPU 102 is performing within the time period denoted for that row. The right-hand column of FIG. 4 indicates what functions the DSP 106 are performing within that same time period.

5 FIG. 4 illustrates a first time period of 0 to T seconds. In this time period the host CPU 102 is beginning a transfer of ADSL data over the analog communication line. To begin such a transfer, the host CPU 102 will transfer one or more ADSL symbols over the bus 104 to the DSP 106. Therefore, the left-hand column of FIG. 4 indicates that in this first time period the host sends
10 three symbols A, B, and C in a burst fashion across the bus 104 to the DSP 106. The DSP 106 receives the symbols A-C and buffers them in a FIFO buffer as indicated in row 402 of FIG. 4. Therefore, the buffers 132, which are controlled by the DSP 106, are written to contain the symbol A, followed by the symbol B, and lastly followed by the last received symbol C in FIFO format. It is
15 important to note that the buffers and all other memory accesses performed by the DSP 106 and the DSP 102 may be made to internal memory within the respective processors or may be made to common memory units coupled to the bus 104. In one form, the buffers, software, data tables, and all other information requiring memory are stored in common memory devices coupled
20 to the bus 104. Both the CPU 102 and DSP 106 will these memory locations through bus transactions over the bus 104.

 After the buffering of the symbols A, B, and C, the next T second time period 404 begins. In time period 404, the processor 102 is shown as being utilized in a manner unrelated to the transmission of ADSL data. Therefore,
25 the host 102 is wholly occupied during time period 404 of FIG. 4 by performing other tasks other than analog modem data pump operations. However, this lack of attention by the CPU 102 does not affect DSP operations, and the DSP 106 can initiate and train an ADSL connection along the analog communication line. Once the ADSL connection is established, time period 404 illustrates that

the symbol A is communicated across the analog communication line in the time period 404. The queue or FIFO buffer is adjusted to remove symbol A from the buffer and decrement B and C within the buffer to prioritize them for subsequent transmission.

5 Time period 406 of FIG. 4 once again indicates that the host CPU 102 is being used to perform other functions while the DSP 106 continues to send ADSL data. Time period 406 indicates that the symbol B is sent by the DSP along the analog communication line while the symbol C is increased in the transmission priority within the FIFO buffer.

10 Time period 408 of FIG. 4 indicates that the host processor returns at least some of its MIPS capability to the ADSL transmission. Therefore, the host processor 102 sends a new symbol D over the bus 104 to the DSP 106 in time period 408. In the same period 408, the DSP 106 is transmitting the ADSL symbol C and simultaneously queuing the currently received symbol D within
15 the buffers.

 Time period 410 shows that the CPU 102 is once again consumed performing other processing other than ADSL symbol provision. However, the DSP must continue to send ADSL symbols whereby the symbol D is transmitted in the time period 410. It is important to note that the input
20 symbol buffer for the DSP 106 is now empty at the end of time period 410.

 Time period 412 indicates that the host CPU has still not resumed its transmission of ADSL symbols to the DSP, whereby the DSP 106 now has no symbols to transmit. Since ADSL requires continuous streams of data to be communicated between a received point and a transmit point, the DSP must
25 communicate some information along the communication line or lose the ADSL connection. Even if the information being communicated isn't real time such as video or music, the closing of an ADSL channel followed by subsequent reopening of the channel and retraining will consume a significant amount of bandwidth that could be very undesirable to the parties engaged in

provided to the DSP. In other words, the DSP tries to place itself into the same state it would have been in had the CPU continued to timely provide data across the bus 104 to its buffers. In order to do this, the symbols E and F must be discarded so that transmission can continue with symbol G in time period 5 416. In other words, the counter in the DSP indicates that two redundant cells were transmitted, whereby two new ADSL symbols must be discarded to regain the proper state of the machine. Therefore, time period 416 of FIG. 4 indicates that the symbols E and F are discarded while the symbol G is transmitted on the analog communication line. In parallel to the discarding of 10 E and F and the transmitting of symbol G, the host CPU 102 provides symbols H and I to the DSP 106. As indicated in timeframe 416 of FIG. 4, these symbols H and I are appropriately queued within the FIFO buffer of the DSP 106.

Since the symbols E and F were discarded, a real time connection that is communicating video and/or audio will simply experience a very short glitch 15 in transmission that should be unnoticed by the user when the loss of data is very minimal. In a case where the system of FIG. 1 is transmitting a computer program, web page content, or some other non-real time content, upper levels of the communication protocol will recognize that symbols E and F have been lost. These protocols will request retransmission of the symbols E and F where 20 such retransmission will be made by the CPU 102 and the DSP 106 at a later time. This retransmission will allow the receiving end to receive these symbols E and F and insert them in the proper data location at some later time during the transmission procedure. Therefore, FIG. 4 illustrates an improved buffering mechanism, which allows for retransmission of redundant symbols 25 in order to maintain an ADSL connection. In order to correct for the transmission of redundant symbols, new symbols that are eventually received are discarded in order to return the machine to its proper state.

Although the present invention has been described with reference to a specific embodiment, further modifications and improvements will occur to

those skilled in the art. It is to be understood, therefore, that the invention encompasses all such modifications that do not depart from the spirit and scope of the invention as defined in the appended claims.

CLAIMS

What is claimed is:

- 5 1. A data modem apparatus comprising a first processor for receiving and processing a serial stream of analog data over time wherein the first processor is programmed to convert the analog data to digital data and configures the digital data into data packets, the first processor being adapted to be coupled to a bus interface so that the data packets may be passed from the first
10 processor to a second processor via the bus interface for further digital processing of the data packets into byte-ordered information.
2. The data modem apparatus of claim 1 wherein the first processor is a digital signal processor (DSP) designed to convert data between the time
15 domain and the frequency domain to create the data packets from the serial stream of data.
3. The data modem apparatus of claim 1 wherein the second processor is a host processor for a computer wherein the host processor is coupled to the first
20 processor by a data bus comprising address lines, data lines, and at least one control line.
4. The data modem apparatus of claim 1 wherein the data modem apparatus processes two or more of G.lite data streams, V.90 data streams, and
25 ADSL data streams.
5. The data modem apparatus of claim 1 wherein the data modem apparatus processes all three of G.lite data streams, V.90 data streams, and ADSL data streams.

6. The data modem apparatus of claim 1 wherein the second processor is coupled to assemble and/or disassemble ATM data packets which are then configured for transmission over as DMT symbols.

5

7. The data modem apparatus of claim 1 wherein the data modem apparatus has two modes of operation, a first mode of operation being where the second processor dedicates X MIPS to processing the data packets and a second mode of operation being where the second processor dedicates Y MIPS to processing the data packets where Y is less than X.

10

8. The data modem apparatus of claim 1 wherein the data modem apparatus has three modes of operation, a first mode of operation being where the second processor dedicates X MIPS to processing the data packets, a second mode of operation being where the second processor dedicates Y MIPS to processing the data packets where Y is less than X but nonzero, and a third mode of operation where the processor devotes no MIPS to processing the data packets.

15

9. The data modem apparatus of claim 1 wherein a buffer is coupled between the first processor and the second processor wherein a plurality of data packets are queued into the buffer before the second processor begins to process the plurality of data packets.

20

10. The data modem apparatus of claim 1 wherein a buffer is coupled between the first processor and the second processor wherein a plurality of data packets are queued into the buffer before the first processor begins to process the plurality of data packets.

25

11. The data modem apparatus of claim 10 wherein the first processor transmits one or more redundant symbol if the buffer contains no new valid data to transmit.

5 12. The data modem apparatus of claim 11 wherein the first processor monitors a number N of consecutive redundant symbols and correctively prevents the transmission of N newly provided symbols to offset the previously-transmitted N consecutive redundant symbols.

10 13. A modem apparatus comprising:
an analog interface for interfacing to a communication line;
a digital signal processor coupled to the analog interface, the digital
signal processor being coupled performs frequency domain
equalization (FEQ) operations, time domain equalization (TEQ)
15 operations, fast fourier transform (FFT) operations, inverse fast
fourier transform (iFFT) operations, and encoding/decoding
operations on a serial stream of data provided through the
analog interface, the digital signal processor having an output;
a data bus coupled to the output of the digital signal processor; and
20 a host central processing unit (CPU) coupled to the data bus for
receiving packets of data from the digital signal processor, the
host CPU performing error correction operations on the data
within the packets of data.

25 14. The modem apparatus of claim 13 wherein the host CPU also performs interleaving and/or deinterleaving operations to intermingle or separate two or more different data symbols.

15. The modem apparatus of claim 13 wherein the host CPU performs Reed Solomon encoding and/or decoding on the data within the data packets.
16. The modem apparatus of claim 15 wherein the host CPU performs cyclic redundancy check (CRC) operations on the data within the data packets.
17. The modem apparatus of claim 13 wherein the host CPU performs tone ordering and/or deordering on the data within the data packets.
18. The modem apparatus of claim 13 wherein the host CPU configures and processes ATM data for transmission within DMT data packets.
19. The modem apparatus of claim 13 wherein the digital signal processor performs QAM encoding and/or decoding operations.
20. A method comprising the steps of:
receiving a serial stream of data via a first processor;
performing time domain to frequency domain operations on serial stream of data to create digital values via the first processor;
performing frequency domain equalization on the digital values via the first processor;
decoding the digital values to a binary stream that is packaged into byte/word boundaries of the first processor;
providing the binary stream to a second processor;
deinterleaving data within the binary stream via the second processor;
and
error code correcting and/or CRC processing the binary stream via the second processor.

21. The method of claim 20 wherein the first processor ATM processes the binary stream to extract data from ATM cells.
22. The method of claim 21 wherein the first processor processes the binary stream to extract data from TCP/IP packets.
23. The method of claim 20 wherein both the first and second processors control buffers that are used to buffer the binary stream between the first processor and the second processor.
24. The method of claim 20 wherein steps performed by the first processor can be dynamically switched over to the second processor.
25. The method of claim 20 wherein steps performed by the second processor can be dynamically switched over to the first processor.
26. The method of claim 20 wherein processing in the second processor is involved only after a certain amount of the binary stream is provided from the second processor to the first processor.
27. A method comprising the steps of:
performing a first plurality of digital operations using a first processor in order to process an incoming stream of digital information into a first digital format;
performing a second plurality of digital operations using a second processor in order to process the first digital format into a second digital format; and
reassigning the first and second plurality of digital operations between the first processor and the second processor in order to

dynamically alter the performance load of one of either the first or second processor over time.


- 5 28. A method for communicating DSL data symbols, the method comprising the steps of:
- receiving one or more DSL data symbols over time and buffering the DSL data symbols in a buffer;
- retrieving DSL data symbols from the buffer and transmitting the DSL data symbols one after another along a communication line;
- 10 retransmitting, when the buffer contains no DSL data symbols, a redundant DSL symbol along the communication line; and
- correcting, when the buffer eventually is written to contain DSL data symbols, a state of DSL transmission to compensate for the previous communication of redundant symbols.
- 15 29. The method of claim 28 wherein the DSL symbols contain TCP/IP packets that are assembled into ATM data cells.

**A Discrete Multi-Tone (DMT) System and Method that Communicate a Data
Pump Data Stream Between a General Purpose CPU and a DSP via a
Buffering Scheme**


5

Abstract of the Disclosure

The apparatus and method herein splits the function of a digital subscriber line (DSL) modem data pump between a digital signal processor (DSP 106) and a general purpose host central processing unit (CPU 102). The
10 DSP (106) handles all front end data pump processing such as interface to an analog front end (108 and 110), FFT processing, FEQ processing, QAM decoding, and bit formatting. The host CPU (102) handles all back end data pump processing such as DMT tone deordering, data deinterleaving, error detection and correcting, bit descrambling, CRC processing, and the like. In
15 order to enable the DSP (106) and the CPU (102) to communicate with each other effectively, buffers (132) under the control of specialized buffer management methodology (FIG. 4) are used.



134

**FIG. 2**




FIG. 3

400

	HOST	DSP	
0-T	SENDS SYMBOLS A-C IN A BURST OVER PCI BUS	QUEUES A, B, C IN INCOMING DATA BUFFER	<div>402</div> <div> <div>C</div> <div>B</div> <div>A</div> </div>
T-2T	X	QUEUES A, B, C IN INCOMING DATA BUFFER	<div>404</div> <div> <div>X</div> <div>C</div> <div>B</div> </div>
2T-3T	X	QUEUES A, B, C IN INCOMING DATA BUFFER	<div>406</div> <div> <div>X</div> <div>X</div> <div>C</div> </div>
3T-4T	SEND SYMBOL D	QUEUES A, B, C IN INCOMING DATA BUFFER	<div>408</div> <div> <div>X</div> <div>X</div> <div>D</div> </div>
4T-5T	X	SEND SYMBOL D	<div>410</div> <div> <div>X</div> <div>X</div> <div>X</div> </div>
5T-6T	X	RESEND SYMBOL D, INCREMENT COUNTER TO 1	<div>412</div> <div> <div>X</div> <div>X</div> <div>X</div> </div>
6T-7T	SEND SYMBOLS E, F, G	RESEND SYMBOL D, QUEUE SYMBOLS E, F, G, INCREMENT COUNTER TO 2	<div>414</div> <div> <div>G</div> <div>F</div> <div>E</div> </div>
7T-8T	SEND SYMBOLS H, I	THROW AWAY E AND F BASED ON COUNTER AND SEND SYMBOL G, QUEUE SYMBOLS H AND G	<div>416</div> <div> <div></div> <div>I</div> <div>H</div> </div>

⋮

FIG. 4

Attorney Docket SC10900TS

My residence, post office address and citizenship are as stated below next to my name.

Application was filed on _____
as Application No. _____
and was amended on _____

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with 37 C.F.R. §1.56.

Prior Foreign Application(s)			Priority Claimed	
_____	_____	_____	___ Yes	___ No
(Number)	(Country)	(Day/Month/Year Filed)		
_____	_____	_____	___ Yes	___ No
(Number)	(Country)	(Day/Month/Year Filed)		

(Application Number)	(Filing Date)
(Application Number)	(Filing Date)

I hereby claim the benefit under 35 U.S.C. §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of 35 U.S.C. §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)
(Application Number)	(Filing Date)	(Status - patented, pending, abandoned)

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

Harry A. Wolin, Reg. No. 32,638; James L. Clingan, Reg. No. 30,163; Robert L. King, Reg. No. 30,185; Paul J. Polansky, Reg. No. 33,992; M. Kathryn Braquet Tsirigotis, Reg. No. 34,127; George R. Meyer, Reg. No. 35,284; Lee E. Chastain, Reg. No. 35,479; Daniel D. Hill, Reg. No. 35,895; Susan C. Hill, Reg. No. 35,896; Keith E. Witek, Reg. No. 37,475; Jeffrey G. Toler, Reg. No. 38,342; Michael P. Noonan, Reg. No. 42,038; Joanna P. Gariazzo, Reg. No. 43,629; Robert A. Rodriguez, Reg. No. P-45,049; Steven G. Parmelee, Reg. No. 28,790; J. Ray Wood, Reg. No. 36,062; Daniel K. Nichols, Reg. No. 29,420.

Direct all telephone calls to Mr. Keith E. Witek at telephone no. (512) 996-6839.

Address all correspondence to Harry A. Wolin, Motorola, Inc., Austin Intellectual Property Law Section, 7700 West Parmer Lane, MD: TX32/PL02, Austin, Texas 78729.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF FIRST INVENTOR: Charles E. Polk, Jr.	INVENTOR'S SIGNATURE: <i>Charles E. Polk, Jr.</i>	DATE: 9/13/99
RESIDENCE: 612 Box Street, Athens, Alabama 35611	CITIZENSHIP: United States	
POST OFFICE ADDRESS: Same as above		

FULL NAME OF SECOND INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Lee T. Gusler	<i>Lee T. Gusler</i>	9/13/99
RESIDENCE:	CITIZENSHIP:	
111 Kinsale Drive, Madison, Alabama 35758	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF THIRD INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Patrick J. Quirk	<i>Patrick J. Quirk</i>	9/13/99
RESIDENCE:	CITIZENSHIP:	
1302 Deans Drive, Huntsville, Alabama 35802	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF FOURTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Ronald M. Zuckerman	<i>Ronald M. Zuckerman</i>	9/13/99
RESIDENCE:	CITIZENSHIP:	
109 Arabian Drive, Madison, Alabama 35758	United States	
POST OFFICE ADDRESS:		
Same as above		

FULL NAME OF FIFTH INVENTOR:	INVENTOR'S SIGNATURE:	DATE:
Joe L. Wilson, Jr.	<i>Joe L. Wilson Jr.</i>	9/13/99
RESIDENCE:	CITIZENSHIP:	
782 Highland Drive, Madison, Alabama 35758	United States	
POST OFFICE ADDRESS:		
Same as above		